Abstract-This paper presents a power-and area-efficient approach to digitizing the echo signals received by piezoelectric transducer elements, commonly used for ultrasound imaging. This technique utilizes such elements not only as sensors but also as the loop filter of an element-level analog to digital converter (ADC). The receiver chain is thus greatly simplified, yielding savings in area and power. Every ADC becomes small enough to fit underneath a 150 μm×150 μm transducer element, enabling simultaneous acquisition and digitization from all the elements in a 2-D array. This is especially valuable for miniature 3-D probes. Experimental results are reported for a prototype receiver chip with an array of 5 × 4 element-matched ADCs and a transducer array fabricated on top of the chip. Each ADC consumes 800 μW from a 1.8 V supply and achieves a SNR of 47 dB in a 75% bandwidth around a center frequency of 5 MHz.
I. INTRODUCTION
U LTRASOUND imaging is a safe and affordable medical imaging technique, which is widely used in the diagnosis and treatment of a variety of health conditions such as cardiovascular diseases. Conventional ultrasound probes employ a linear array of ultrasound transducer elements to transmit acoustic pulses into the body and to receive the resulting echo signals. These elements are individually connected using cables to an imaging system, where beamforming is used to form a cross-sectional 2-D image.
Since the structures to be visualized are inherently 3-D, ultrasound probes that can produce real-time 3-D images have important advantages. Instead of a linear array of transducer elements, this requires a 2-D array to enable beamforming in the 3-D volume of interest. The resulting number of elements readily exceeds 1000, making it difficult to interface them individually to an imaging system. In-probe application-specific integrated circuits (ASICs) have been used to locally drive the transducer elements and to pre-process the received signals. These ASICs employ multiplexing switches, pulsers, or sub-array beamforming circuits to allow the probe to be connected to an imaging system using a manageable number of cables [1] - [5] . These ASICs are subject to stringent size constraints, to provide direct connections between the elements and the associated on-chip circuitry, and stringent power constraints, to avoid overheating the patient's tissue.
Most prior ultrasound ASICs employ an analog interface to the imaging system. In-probe digitization of the received echo signals, in contrast, has important advantages: digital signal processing can be leveraged to locally process the received data [6] , and high-speed digital data links can be exploited to communicate the data in a robust manner to an imaging system using fewer cables than using analog signaling [7] . Ultimately, the RF data from all the individual transducer elements can be sent fully to an imaging system to enable new imaging schemes that rely on the availability of the (non-beamformed) data, such as synthetic aperture [8] and plane-wave imaging [9] , which can provide better resolution or high frame rates than conventional imaging schemes.
A few ASICs that provide in-probe digitization have been reported. References [7] and [10] employ SAR ADCs at the output of a sub-array beamformer, and therefore do not provide access to the signals of the individual transducer elements. Reference [11] employs element-level ADCs, but with a die size per element that far exceeds the area of an individual transducer element in a 2-D array. Reference [12] employs a SAR ADC shared by an array of elements via a multiplexer, and hence, all element-level signals can only be collected from repeated pulse-echo cycles (synthetic receive aperture), at the cost of a reduction of frame rate. Reference [6] , in contrast, integrates a ADC for each element, thus digitizing all element-level signals in parallel. However, to realize this within an area of 250 μm × 250 μm, an advanced 28-nm FD-SOI CMOS technology is required. In spite of this, the 250 μm pitch is larger than the ideal half-wavelength pitch for the 5 MHz transducers used, which is 150 μm.
This paper presents an element-level ADC realized in a mature 0.18 μm CMOS technology that fits underneath a 150 μm × 150 μm 5-MHz transducer element [13] . This paper targets, in particular, the receiving part of miniature endoscopic probes for 3-D cardiac imaging (so-called transesophageal echocardiography, in short TEE), in which the Comparison of traditional ultrasound front ends (top) with the proposed solution (bottom).
self-heating constraints are demanding, requiring the power consumption per element for a 1000-element array to be kept below 1 mW [14] . The presented approach, however, is also applicable to other probes.
The main novelty that this paper introduces is the idea of exploiting the filtering properties of the ultrasound transducer element to reduce the hardware needed for the A/D conversion of the acoustic input, thus making it possible to fit an entire oversampled ADC underneath a transducer element with a size of 150 μm × 150 μm (see Fig. 1 ). In particular, the bandpass characteristic of the transducer will be used as the only noise shaping element of a continuous-time bandpass modulator (CTBPSDM) specifically built around the transducer.
This approach enables the use of a low-resolution quantizer rather than a full-sized ADC at the output of the analog front end (AFE), because the quantization noise is reduced in the bandwidth of interest, thanks to the loop. The idea of exploiting a sensing element's frequency-domain characteristics in a loop has been proposed in a few areas, such as accelerometers [15] , where a mechanical force-feedback loop is implemented, electrochemical sensors [16] , and wind sensors [17] . The goal of this paper is to extend this concept to the ultrasound imaging field. This paper is organized as follows. Two possible ways of exploiting the transducer are proposed in Section II. The ADC's implementation details are discussed in Section III. The design, layout, and fabrication of a prototype chip are shown in Section IV. Section V describes the obtained experimental results. Section VI concludes this paper.
II. OPERATING PRINCIPLE

A. Transducer Modeling
In order to exploit the properties of a transducer in a new way, it is fundamental to find a good model for it which captures all its relevant features but is simple enough for an intuitive circuit-level analysis. There exist several commonly used ultrasound transducers: bulk piezoelectric transducers, capacitive micro-machined ultrasonic transducers (CMUTs), and piezoelectric micro-machined ultrasonic transducers (PMUTs) [18] . The transducers used in this paper are bulk piezoelectric transducers made of PZT, but the concept can be easily extended to all transducer types, as they share similar impedance characteristics. They show a mainly capacitive behavior across the spectrum, due to the electrical capacitance between the transducer's electrodes, and a resonance at the target transmits frequency, caused by the main mechanical vibration mode.
The simple Butterworth-Van Dyke (BvD) model, shown in Fig. 2(a) , captures both of these aspects. While this model is inadequate for the representation of the transduction between the mechanical and electrical domains, being only a one-port model, it has been used successfully to model the electrical impedance of a variety of ultrasound transducers [19] . The BvD model is accurate only around the resonance frequency and it fails to account for secondary resonances and the transducer's behavior at very high frequencies. If required, the model can be modified to include parasitic resonances (multiple RLC branches in parallel) and resistive behavior at high frequencies (resistor R s in series with C p ), as shown in Fig. 2(b) . To represent the acoustic input, the model can be extended with a voltage source V in or a current source I in , also shown in Fig. 2(b) .
A curve fitting on the measured frequency response can provide us with the values of the lumped electrical components in the BvD model. The model fits reasonably well with the impedance of the fabricated transducer elements used in this paper, as shown in Fig. 3 . The motional resistance R m determines the intrinsic thermal noise added by the transducer and the quality factor of the resonance. The first directly yields the required thermal noise performance for the whole ADC, as the target is to have the ADC contribute a noise level comparable to that of the transducer. The second, defined as Q = 2π f 0 L m /R m = 2π f 0 /Bandwidth, determines the intrinsic bandwidth of the transducer, where f 0 is the resonance frequency. The quality factor corresponding to the measured impedance characteristic of Fig. 3 is approximately 5, which translates into a 20% 3 dB bandwidth around the center frequency.
When exploiting the transducer in the loop filter of a modulator (M), it is important to determine whether the motional RLC branch dominates the impedance at resonance, or if the capacitive component still has a low enough impedance to outweigh the RLC branch. In other words, one can distinguish two cases: Impedance (magnitude and phase) of the employed PZT element, along with the BvD model. The measurement was performed using an impedance analyzer on a transducer element integrated on top of the implemented ASIC, which in turn was mounted on a PCB (see Section V), after applying acoustic gel on the transducer array.
Based on this, one can decide to build a low-pass M (LPDSM) with current-mode feedback, if C p dominates the impedance at resonance, or a bandpass modulator (BPDSM) with a voltage-mode feedback, if R m has a lower impedance than C p . These two cases will be analyzed in Sections II-B and II-C.
B. Current-Feedback Mode
In certain types of ultrasound transducers, such as PMUTs [18] and some CMUTs, the transducer impedance at resonance is mainly dominated by C p [20] . In such case, in order to suppress the noise near that frequency, one can exploit this large capacitance as an integration element to form a low-pass modulator (LPDSM). In this scenario, it is convenient to consider the current source I in in Fig. 2 as the signal source. At resonance, the impedances of L m and C m cancel each other. Thus, the current source sees a divider between R m and C p , where most of the current will flow into C p . In this case, the feedback must also be provided in the current domain (I fb ), by means of a current digital to analog converter (DAC), so that C p can be exploited as an integration element
One can read out the resulting V transd. across C p with a voltage amplifier, which offers a high impedance to the transducer and digitizes its output. The resulting system is shown in Fig. 4 . Further integration stages can be added if needed to achieve the signal to quantization noise ratio (SQNR) specifications. However, (1) clearly shows the contributions of the RLC branch in the form of a resonance (numerator) and anti-resonance (denominator). This contribution should be mitigated in order to get a pure integration, otherwise the obtained SQNR will be lowered. A compensation can be achieved by adding specific filters in the signal path before the quantizer, at the cost of increased system complexity. Alternatively, if C p is sufficiently high, the SQNR degradation can be tolerated.
C. Voltage-Feedback Mode
In bulk piezoelectric transducers, instead, R m generally has a lower impedance than C p at resonance. This is the case for the transducer element that was used for our prototype chip, which shows an R m of ≈8.2 and a C p of ≈1.5 pF, corresponding to an impedance of 21.2 k at resonance. Therefore, the chosen system architecture uses a voltage-feedback topology, in which the RLC branch is used to provide the noise shaping for a BPDSM. A bandpass ADC is desirable for the target application, as it is able to focus its performance on a specific band of interest (in this case, around the resonance frequency). Nyquist-rate ADCs and LPDSMs, in contrast, usually have a bandwidth that extends from DC to the upper edge of the band of interest, effectively wasting power over a bandwidth that does not contain any desirable information.
The signal source can be modeled as the voltage source V in in Fig. 5 . This time, because the resonance should be exploited, one must convey feedback in the voltage domain, by means of a DAC that provides a voltage V fb , and read out the resulting current I transd. , collected by the low-impedance input node of a transimpedance amplifier (TIA)
The first part of this equation shows the desired noise shaping, while the second part contains an undesired high-pass component, which needs to be compensated for. This issue will be addressed in Section III. The TIA's output voltage can be directly digitized by a quantizer, which in turn drives a DAC, connected to the TIA's non-inverting input. The negative feedback in the TIA ensures that also its inverting input, and hence, the transducer are driven by the DAC voltage V fb . Exploiting the RLC branch as a noise shaping element is also advantageous because it guarantees that the low quantization noise zone is always matched with the transducer element resonance frequency, thus eliminating the need for calibration.
III. ELEMENT-LEVEL DESIGN
The specifications for our prototype ADC were derived from our earlier work on 3-D TEE probes [4] .
1) The area should be 150 μm × 150 μm.
2) The power consumption should be <1 mW, allowing a high number of elements per chip (>1000) without prohibitive power consumption. 3) The system bandwidth around the center frequency of 5 MHz should be sufficient to capture the full bandwidth of the transducer. We design for a bandwidth of 75% to reflect a typical transducer bandwidth used for imaging, even if the bandwidth of our prototype transducers, as mentioned in Section II-A, is less. 4) The target SNR is 50 dB. Note that the SNR of the final image will be higher than that, as the correlated outputs of multiple elements are combined, while the noise is uncorrelated [21] . System-level behavioral simulations suggested that the noise shaping introduced by the transducer is sufficient to reach the target SNR, provided that a 3-bit quantizer and a sampling frequency of 200 MHz are used. In Section III, the concepts needed to compose the final architecture will be discussed.
A. Capacitance Compensation
The effect of the parasitic capacitance C p can be compensated for by adding another explicit capacitance (C comp in Fig. 6(a) ), driven by a second DAC, the output of which is a scaled version of the main one. A similar anti-resonance cancellation technique was employed in [22] . C comp provides the current needed for C p to be charged to the DAC's new level. In this solution, this current does not come from the TIA; therefore, it does not cause a voltage drop across the feedback resistance.
In Fig. 6(b) , an improved version of the same solution is proposed; in this case, the two DACs are combined into a single DAC, which takes care of providing the feedback to the modulator, as well as performing the capacitance compensation as explained earlier.
The modulator feedback is obtained by a simple capacitive divider between C ref and C p , while a copy of C ref , connected to the inverting input of the amplifier, provides the compensation current. This configuration is similar to the well-known Wheatstone bridge. The capacitance C c should be tuned so that its value is the same as C p . Thus, only the unbalance in the bridge, i.e., the current associated with the RLC branch, contributes to the output.
Unfortunately, this compensation scheme does introduce some vulnerabilities: if the current in C c is larger in absolute value than the one which it should cancel, the feedback becomes positive and the modulator will quickly become unstable. The tuning range (50 fF-3.15 pF) and LSB capacitance (50 fF) of C c should be sized to provide enough flexibility to face the variability of the transducer characteristics (the measured 1σ variation of C p is 12%) and avoid the positive feedback. The simulated sensitivity to the value of C c is illustrated in Fig. 7 . This figure also shows how the chosen LSB capacitance guarantees that the ADC operates in the narrow and flat high-SNR region. A non-negligible variability of C p is expected not only between transducer elements belonging to different arrays, but even within the same acoustic stack. Therefore, each ADC has a dedicated trimming code for C c , stored in a shift register when the chip is configured. Behavioral simulations show that the modulator is relatively robust to the variability of R m and the transducer's resonance frequency. Variations up to ±20% can be tolerated without trimming.
B. Time-Gain Compensation
In ultrasound systems, acoustic echoes originating from nearby tissues will reach the transducers earlier and will face low attenuation, while the waves scattered back by the farthest tissues will arrive later and be subject to more propagation attenuation. Therefore, the ADC needs to handle large inputs at the beginning of the receive phase and small ones at its end. To compensate for this, the gain of the AFE can be increased dynamically as time progresses. This operation is referred to as time gain compensation (TGC), and it allows the system to feature an input dynamic range (DR) (i.e. the ratio between the highest and lowest signal that can be processed by the ADC) significantly higher than its instantaneous output SNR [23] .
In this system, the TGC is implemented by varying the DAC reference voltages V ref+ and V ref− as a function of time, as shown in Fig. 9(a) . This has been realized by means of two off-chip 12-bit DACs, which could be integrated on-chip in a re-design. These DACs are updated 125 times during a 200 μs receive phase, providing a resolution of 0.192 dB/step. Thus, the full-scale of the ADC is adjusted dynamically as a function of time, as shown in Fig. 9(a) , tracking the decreasing amplitude of the echo signals. To ensure that the loop gain in the loop and the voltage swing at the quantizer's input remain approximately constant as the reference voltage changes, a second stage is added after the TIA to provide a programmable gain. The gain is programmed by two control bits (decoded into four states) that change dynamically during the receive phase, as shown in Fig. 9(b) . The second stage gains are 9, 16, 24, and 33 dB.
C. Noise Filtering
The capacitance C p in the transducer model introduces another issue to be solved: it high pass filters the input-referred noise of the TIA. In order to mitigate this effect, a capacitor was placed in parallel with the TIA's feedback resistor. This adds a dominant pole and ensures that the noise gain at high frequencies flattens instead of continuing to ramp up. In addition, the previously described second stage filters the high-frequency noise further. This stage has been implemented as a non-inverting amplifier, in order to keep its input capacitance as low as possible, and thus avoid loading the first stage. The cutoff frequencies of the first and second stages (10 and 16 MHz) are much lower than f s /2 (100 MHz), therefore limiting the achievable SQNR. However, because of the noise filtering, the resulting SNR is better than if a high-bandwidth stage would have been used. This can be seen as a tradeoff between the thermal noise filtering and the quantization noise shaping. Fig. 8 shows the final implemented block-level architecture. Reset switches (RST) provide the modulator with a known starting point, which forces the non-inverting input of the TIA to a known voltage and place the two stages in unity gain configuration. Furthermore, the DAC is now shown in more detail: it is composed of seven inverters, each driving two capacitors and supplied by two reference voltages V ref + and V ref −. These inverters are driven by the 7-bit thermometer code, decoded from the 3-bit quantizer output.
D. Implementation of the OTAs
The operational transimpedance amplifier (OTA) employed for the TIA uses a current-reuse topology [24] , as shown in Fig. 10(a) . This implementation was chosen for its current efficiency (NMOS and PMOS share the same current). This block consumes, by far, the highest amount of current from the analog supply (∼173 μA), as its noise ultimately determines the ADC's SNR (see Fig. 15 ). The chosen topology relies on a local feedback which biases the bottom current source (M 1 ), so that no extra components are needed for a more complex common-mode feedback loop. The PMOS current source (M 4 ) is biased by a dedicated biasing circuit, implemented once per ADC, in order to improve the system's power supply rejection ratio. The achieved g m for each input transistor is 1.53 mS, while the DC gain is 36 dB. The first open-loop pole occurs at 36 MHz. The closed-loop pole is determined by R f and C f + C gd,5 + C gd, 6 and is fixed at 10 MHz. R f has a value of 100 k: a lower value would introduce excessive thermal noise (see Fig. 15 ), while a higher value would yield a high input impedance, as the open-loop gain is only 36 dB, leading to signal attenuation.
The second-stage OTA employs a similar current-reuse topology as the one discussed earlier. As the closed-loop gain of this stage, for the highest gain setting, is 33 dB, the OTA's open-loop gain should be more than 20 dB more. Therefore, the input transistors were cascoded to achieve a better gain accuracy. This stage consumes 44 μA from the analog supply and introduces a closed-loop pole at 16 MHz, due to the intrinsic bandwidth limitation of the OTA.
E. Quantizer Architecture
Implementing a 3-bit flash quantizer would require the use of seven comparators, all clocked at f s = 200 MHz, yielding a prohibitive power consumption. A SAR quantizer, on the other hand, would require a single comparator to be clocked at 600 MHz, a quite impractical frequency for a 0.18 μm technology.
The implemented 3-bit quantizer uses a tracking architecture [25] . In the specific implementation that was adopted in this design, shown in Fig. 11 , only two comparators are employed: the purpose they serve is to keep the input signal between an upper and a lower reference voltage, provided by two DACs. At every clock cycle, after the comparators' decision, a purely combinational state machine computes the new 3-bit value based on the comparators' decision and the quantizer's output from the previous cycle. Three D-flip-flops are then clocked by a delayed version of the comparators' clock (CLK 2 ), and save the new digital output. The three flip-flops are followed by a binary-to-thermometer decoder, which drives the two quantizer DACs and the overall feedback. The comparator outputs contain all the necessary information to reconstruct the internal 3-bit word. An overload protection circuit gates the comparator outputs so that if the input signal goes beyond the quantizer full scale, the outputs will not be updated any more. A downside of this particular topology is that the output cannot change by more than one LSB per cycle; therefore, fast signals cannot be tracked properly and slope-overload distortion is introduced [26] . In order for the quantizer to work properly, the maximum slope of the input signal should be lower than the LSB divided by the sampling period.
Fortunately, as discussed in Section III-C, the bandwidths of the two stages do not reach the Nyquist frequency ( f N ). For this reason, the modulator follows the ideal noise shaping behavior only up to ∼20 MHz. Because of this relatively low bandwidth in comparison to the high sampling frequency (needed to reach the target SQNR), the system is not as chaotic as one would expect from a second-order BPDSM. Indeed, it was found from system-level simulations that the probability for the ADC output to change by more than 1 LSB per cycle is only 0.005%. This justifies the use of a tracking quantizer and explains why slope-overload distortion does not limit the performance in this system.
The implemented ADC is very robust to jitter, as the target SNR is relatively low and a multi-bit quantizer was employed [27] . System-level simulations suggest that the system can tolerate a jitter of σ j = 411 ps without a noticeable SNR drop. For similar reasons, the system is very robust to excess loop delay (ELD), as system-level simulations suggest that it can withstand a delay in the feedback branch as high as 1.8/ f s .
IV. CHIP-LEVEL DESIGN
In order to prove the proposed architecture, a prototype chip was fabricated in TSMC 0.18 μm technology. A block diagram of the chip is shown in Fig. 12 . It hosts a 5 × 4 array of the previously described ADCs. Each modulator produces two 200 MHz bitstreams, taken at the quantizer comparators' outputs, giving a total of 40 digital bitstreams. In order to achieve the maximum flexibility and to reduce the design time, on-chip decimation has not been implemented. Instead, 20 LVDS (low voltage differential signaling) transmitters were included on chip. A 2:1 multiplexing scheme, implemented in order to reduce the amount of I/Os required, allows to read out either the top or the bottom half of the array. A fieldprogrammable gate array (FPGA) samples the high-speed bitstream coming from the chip and sends it to a computer for further processing. Fig. 13 shows a chip micrograph along with the element-matched layout of the ADC. The chips to be tested had PZT transducers built on top of them, so that their acoustic performance could be fully evaluated (see Fig. 14) . The transducer integration process is described in [14] . Four transducer elements were wired directly to the pad-ring, allowing them to be driven by an off-chip pulser, thus enabling pulse-echo measurements.
In a future re-design, it is desirable to also integrate transmit/receive (TX/RX) switches and transmit circuitry. This causes additional constraints for the ADC in terms of area that could be addressed by choosing a smaller feature size or reducing the area of the second-stage feedback and the biasing circuit. Another option would be to include TX-only elements in a specific geometry, as has been demonstrated in [4] , [7] , and [14] , without compromising the RX-element area, noise, or power.
V. MEASUREMENT RESULTS
The chip described earlier was tested to verify its functionality, both with an electrical and an acoustic input signal. In order to do that, the chip, with the transducer array on top, was bonded on a daughter-board, which in turn can be plugged on a bigger motherboard, hosting all the necessary components for testing. For acoustic measurements, a plastic bag with water was placed in contact with the transducer array, while a 5 MHz unfocused ultrasound transmitter was placed into the water, generating an acoustic wave traveling toward the transducer array, as shown in Fig. 16 . The water inside the plastic bag mimics the acoustic impedance that a probe would be subject to while operating inside the human body. Fig. 17 shows the fast Fourier transform (FFT) of the measured modulator output bitstream. The bandpass characteristic is evident, as the quantization noise is low in the bandwidth of interest (around 5 MHz) and higher everywhere else. In particular, two dips are recognizable next to the main tone at 3.75 and 5.65 MHz. Although the system was designed accounting for a single resonance around 5 MHz, it proves to be robust enough to provide the desired noise shaping. The modulator's noise transfer function (NTF) was estimated using a linear model and the measured values of the lumped components in the BvD model (using two RLC branches). As shown in Fig. 17 , this estimation is in good agreement with the noise shaping observed in the measured FFT.
Compared to the measured impedance characteristic, shown in Fig. 3 , an additional resonance at 3.75 MHz is observed, which is likely due to the acoustic interface between the transducer and the plastic water bag, and shifts the main resonance to a slightly higher frequency of 5.65 MHz. As mentioned in Section III-C, the noise shaping is only visible until around 20 MHz because of the bandwidth limitations of the two stages. The second-order distortion peak is at −20 dBFS, which is in line with simulations. The distortion is not a problem for fundamental imaging, and is suppressed by the decimation filter, which is implemented in software for this prototype. The measured SNR is 45, 47, 45, and 41 dB for the four TGC steps (i.e. gain settings of the second stage). The lower SNR in the last TGC step is likely due to the noise coming from the off-chip reference voltages V ref+ and V ref− , generated by monolithic DACs on the test printed circuit board (PCB).
In Fig. 18 , the modulator output FFT is shown together with the measured phase of the transducer impedance. The correlation between the two plots is evident. In particular, the two peaks in the bandwidth of interest occur at the same frequency. Moreover, the transducer's high-frequency peaks are also visible in the modulator output. From this, one can conclude that the PZT element is really acting as a noise shaping element for the implemented ADC.
Shifting the focus to the time domain (see Fig. 19 ), one can compare the ADC's response to an acoustic pulse with the same element's TIA analog output, with the ADC feedback disabled. In the latter case, the TIA provides an amplified version of the transducer's output voltage. The two responses show a clear correlation, although they are not perfectly identical. A possible explanation for this effect is that when the modulator's feedback is applied, the termination condition for the transducer is different. The correlation is clearer comparing the two filtered outputs. Here, a software high-order finite-impulse response (FIR) filter is applied to both signals.
In an additional experiment, the ultrasound transmitter was placed in a tilted position with respect to the transducer array, so that the acoustic wave would reach different elements at different times. In this experiment, the responses of two elements at the opposite sides of the array are compared, as shown in Fig. 20 . The delay between the two responses is evident and in agreement with expectations. Crosstalk between elements has not been evaluated for this design, but is expected to be dominated by acoustic crosstalk rather than electrical crosstalk between element-level ADCs.
Given that the elements act as loop filters in this design, some additional crosstalk may occur due to the coupling of quantization noise between different modulators in the array. However, the amplitude of the parasitic transmission caused by the feedback DAC forcing a voltage on the transducer is orders of magnitude lower than the voltage levels used in traditional TX pulsers. The complete evaluation of this phenomenon is a topic for future investigation. Fig. 21 shows the measured DR for four different values of the DAC reference voltages, corresponding to four points in the TGC range. The quantity on the x-axis is the TIA's input current, which was injected by a function generator through an on-chip capacitor. Because of the limited range of the function generator, the point where the DR plot flattens cannot be measured for the high-gain configuration. However, one can conclude that the DR, accounting for the TGC, exceeds three decades (60 dB). Table I compares this paper with recently published ultrasound ADCs. As this design uses the ultrasound transducer as the loop filter for a BPDSM, the area typically reserved for the reactive components in standard loop filters is saved. This allows the designed converter to be very competitive in terms of area. The chip consumes 0.8 mW per channel from a 1.8 V supply. This is an order of magnitude lower than the state of the art, even if it achieves a worse SNR. 
is in line with the state of the art. Fig. 22(a) shows a performance comparison between this paper and other modulators published in two of the most important circuit conferences. The green markers show designs that use a feature size smaller than 0.18 μm, while the blue ones represent modulators employing a 0.18 μm technology or an older one. The x-axis represents the area, while on the y-axis, the Walden FOM is shown.
A general trend can be identified, which associates a lower active area with a smaller FOM. This paper achieves by far the lowest area compared to designs using a similar technology. Furthermore, only two of the converters employing a smaller feature size achieve a lower area. The Walden FOM, while being more than one decade above the state of the art, can still be considered as a competitive result. This is because the implemented ADC also incorporates the functionality usually provided by the AFE placed before the ADCs, i.e. low-noise amplification and TGC.
Furthermore, in the current implementation, 50% of the power goes to the digital core and the comparators, which would benefit greatly from a smaller feature-size technology (see Fig. 15 ). Finally, Fig. 22(b) shows a direct comparison between the area and the power consumption, for modulators with similar SNR and bandwidth, using any technology node. This paper features the lowest area, as well as the smallest power consumption among all the designs.
VI. CONCLUSION
This paper has introduced a way to digitize the signal received by an ultrasound transducer element in a power-efficient and area-efficient manner. In particular, this concept has been demonstrated using a 150 μm-pitch 2-D array of 5 MHz PZT transducer elements, paving the way toward full in-probe digitization in endoscopic and catheter-based ultrasound probes. Combined with a high-speed data-link, the described method could lead to a significant cable-count reduction in such probes, and thus a narrower, less invasive shaft without impairing the image quality.
The employed approach consists in using a piezo-electric transducer element not only as a signal source but also as the electromechanical loop filter of a BPDSM, thus reducing to a minimum the amount of circuitry needed for the signal digitization. As a matter of fact, most of the analog blocks in the previously described system are common to most of the ultrasound front ends found in the literature (e.g., the TIA and the programmable gain amplifier), while the feedback DAC and compensation capacitance, which were added for this design, do not significantly contribute to the power and area budgets. The same technique could be similarly applied to ultrasound systems employing different transducer types (e.g., CMUT, PMUT), as well as to other application domains where the sensor shows a similar frequency response.
